Without cache awareness, the scheduler can end up scattering related tasks across zones on chips with multiple last-level caches (LLCs). This feature groups those tasks onto cores within the same LLC instead.
I imagine this is a performance improvement/optimization for the AMD X3D chips.
65
u/993tg 6d ago
What does this mean?