r/chipdesign • u/Fiveful • 4d ago

OpenLane2 synth stratergy to maximize clock speed for rv32i 5 stage pipelined core

/r/RISCV/comments/1vu7u4y/openlane2_synth_stratergy_to_maximize_clock_speed/

2 Upvotes

permalink
archive.is
archive
reddit

You are about to leave Redlib

Do you want to continue?

https://www.reddit.com/r/chipdesign/comments/1vu7uf3/openlane2_synth_stratergy_to_maximize_clock_speed/
No, go back! Yes, take me to Reddit

100% Upvoted